Image from Amazon.com
Image from Syndetics
Image from Google Jackets
Image from OpenLibrary
Verilog HDL : digital design and modeling / Joseph Cavanagh.
Material type:
TextPublication details: Boca Raton, FL : CRC Press, c2007.Description: xviii, 900 p. : ill. ; 26 cmISBN: - 9781420051544
- 621.39/2 22
- TK7868.D5 .C38 2007
Contents:
Introduction -- Language elements -- Expressions -- Gate- Level modeling -- User-defined primitives -- dataflow modeling -- Tasks and functions -- Additional design examples
| Item type | Current library | Collection | Call number | Copy number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|
Books
|
Zetech Library - Mang'u General Stacks | TK7868.D5 .C38 2007 (Browse shelf(Opens below)) | C2 | Available | Z010273 | |||
|
Books
|
Zetech Library - Mang'u General Stacks | Non-fiction | TK7868.D5 .C38 2007 (Browse shelf(Opens below)) | C1 | Available | Z010157 |
Browsing Zetech Library - Mang'u shelves, Shelving location: General Stacks, Collection: Non-fiction Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| TK5105.875.I57 .C66 2000 DK essential Internet guide. | TK5105.875.I57 .K87 2022 Computer networking: a top-down approach/ | TK5105.8857 Introduction to Industrial internet of thigs and industry 4.0/ | TK7868.D5 .C38 2007 Verilog HDL : digital design and modeling / | TK7868.D5 .T65 2022 Digital electronics: principles & applications | TK7870 .L69 2017 Electronics : all-in-one / | TK7871.85 .P43 2019 Semiconductors : synthesis, properties and applications / |
Includes index.
Introduction -- Language elements -- Expressions -- Gate- Level modeling -- User-defined primitives -- dataflow modeling -- Tasks and functions -- Additional design examples
There are no comments on this title.
Log in to your account to post a comment.